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Abstract— We report on the fabrication and characterization 
of field effect transistors (FETs) based on chemical vapor 
deposited (CVD) graphene encapsulated between few layer CVD 
boron nitride (BN) sheets with complementary metal oxide 
semiconductor (CMOS) compatible nickel edge contacts. Non-
contact Tera-hertz time domain spectroscopy (THz-TDS) of 
large-area BN/graphene/BN (BN/G/BN) stacks reveals average 
sheet conductivity >1 mS/sq and average mobility of 2500 
cm2/V·s. Improved output conductance is observed in direct 
current (DC) measurements under ambient conditions, indicating 
potential for radio-frequency (RF) applications. Moreover, we 
report a maximum voltage gain of 6 dB from a low frequency 
signal amplifier circuit. RF characterization of the GFETs yields 
an 𝒇𝑻 · 𝑳𝒈 product of 2.64 GHz·µm and an 𝒇𝑴𝒂𝒙 · 𝑳𝒈 product of 
5.88 GHz·µm. This study presents for the first time THz-TDS 
usage in combination with other characterization methods for 
device performance assessment on BN/G/BN stacks. The results 
serve as a step towards scalable, all CVD 2D material-based 
FETs for CMOS compatible future nanoelectronic circuit 
architectures. 
 
Index Terms— Boron Nitride, chemical vapor deposition, edge 
contacts, graphene, mobility, radio frequency, tera-hertz, intrinsic 
voltage gain, voltage amplifier. 
I. INTRODUCTION 
INGLE layer graphene, first reported experimentally more 
than a decade ago [1], [2] has been a fast emerging 
electronic material with large room temperature low field 
carrier mobility [3]. CVD graphene is large area variant of this 
material, which has been shown to be useful for highly 
scalable devices [4]–[6]. Several applications have been 
suggested, demonstrated and reported in literature based on 
exfoliated, CVD as well as epitaxial graphene layers on 
various substrates in recent years. These include field effect 
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transistors [7]–[9], inverters [10]–[14], microwave/radio 
frequency transistors [7], [15]–[19], various circuit 
applications [15], [20], [21] pressure sensors [22], [23], gas 
sensors [24], [25], and many more. The importance of the 
substrate for graphene mobility and – as a consequence – for 
graphene transistor performance have been outlined both 
through theoretical [26] as well as experimental studies [27]–
[30]. Hexagonal boron nitride (hBN) has been identified by 
various authors as an ideal substrate for preserving nearly 
intrinsic, high mobility values in graphene. This has been 
attributed to the atomically flat surface of hBN, as well as 
minimal lattice mismatch with graphene [28], [31]–[35]. In 
addition, poor current saturation in the output characteristics 
(source-drain current 𝐼!" versus source-drain voltage 𝑉!") of 
single layer GFETs is a well-known bottleneck that results in 
poor voltage gain and limits 𝑓𝑀𝑎𝑥 performance [36]. Good 
current saturation, i.e. lower 𝑔!", improves this situation, and 
is thus a desired quantity [37], [38]. For this, exfoliated hBN 
encapsulated monolayer graphene devices with strongly quasi-
saturating output characteristics have been suggested in 
literature [31]. However, most of these studies have utilized 
mechanically exfoliated hBN crystals for device fabrication, 
which limits its applicability as a scalable technology. 
Nonetheless, there have also been some attempts to grow large 
area hBN sheets using chemical vapor deposition (CVD) 
techniques [39]. However, to the best of our knowledge, there 
have been no reports of CVD BN encapsulated CVD graphene 
(BN/G/BN) RF FETs in literature till date. In this paper, we 
report on the fabrication of such devices with CMOS 
compatible metal edge contacts to the graphene channel, and 
present comprehensive characterization data of the all CVD 
BN/G/BN FETs including DC, RF as well as THz-TDS 
methods. This study is also the first one to our knowledge 
where THz-TDS mapping has been directly used for assessing 
mobility in such all CVD BN/G/BN stacks. The transistors 
show an Ion/Ioff current ratio of ~6, mobility values ranging 
from 1000 to 5000 cm2/Vs, extracted contact and sheet 
resistance values of ~2 kΩ·µm and ~750 Ω/sq., respectively, 
and quasi-saturating output characteristics. The low DC output 
conductance values observed in these devices are found to be 
lower than conventional monolayer graphene on SiO2 FETs, 
and are comparable to artificially stacked bilayer graphene 
FETs, which have recently been proposed as an improvement 
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over monolayer GFETs for obtaining enhanced intrinsic 
voltage gain performance [37]. These aspects are cumulatively 
exploited in demonstrating a voltage amplifier circuit 
application based on these GFETs which yield voltage gain of 
up to ~6 dB in a resistive load scheme. RF characterization of 
the devices yields decent values of 2.64 GHz·µm for the 𝑓𝑇 · 𝐿𝑔 product and of 5.88 GHz·µm for the 𝑓𝑀𝑎𝑥 · 𝐿𝑔 product. 
The highest intrinsic voltage gain of an individual transistor 
was measured to be 7.76. 
 
 
Figure 1 (a) Device schematic of the all-CVD BN encapsulated Graphene 
FET with CMOS compatible metal edge contacts. The contact metal is 
sputtered nickel while the top-gate metal is evaporated aluminum. (b) 
Scanning electron micrograph (color enhanced) of a device in coplanar 
waveguide layout, where the gate, source and drain terminals are highlighted. 
Inset: zoom-in view of the channel region (BN/G/BN stack). Everything 
except the top-gate fingers is embedded under the top-gate dielectric film. 
II. EXPERIMENT 
CVD graphene monolayer (grown on Cu) was obtained from 
Graphenea and large area CVD grown BN was obtained from 
Graphene Supermarket. The materials were removed from 
copper using a wet etch based transfer technique and a 
BN/G/BN stack was fabricated by transfer onto a 1 µm thick 
thermally grown SiO2 on p-doped Si substrate (Si resistivity ~ 1-
5 Ω·cm). Optical lithography was used to pattern device 
channels from this material stack, using (CHF3 + O2) plasma 
based reactive ion etching. This presented us with the possibility 
of forming edge contacts to the encapsulated graphene sheet 
from the sides, as the graphene is covered under the BN sheet 
from the top and the bottom. Source drain contacts were then 
defined using optical lithography and formed using the CMOS 
compatible metal nickel (Ni) deposited through sputtering, 
followed by a lift-off process. Sputtering was preferred over 
evaporation because it provides isotropic metal coverage, thus 
facilitating the formation of edge contacts to the encapsulated 
graphene sheet. Ni has been demonstrated experimentally to 
have largest work function difference to graphene, resulting in 
lower graphene-metal contact resistivity [40]. Therefore, Ni was 
chosen for forming edge contacts to graphene in these devices. 
More detailed discussions on these edge contacts have been 
reported elsewhere [41]. The advantage of using such edge 
contacted graphene over regularly reported area contacted 
graphene is that the former shows improved contact resistivity, 
thus leading to improved device performance in transistor 
configuration [41] [42]. On top of the BN, a second top-gate 
dielectric of 20 nm of Al2O3 was deposited using atomic layer 
deposition (ALD) in an Oxford ALD reactor using a water vapor 
based cyclic process. Tri-methyl Aluminum (TMA) was used as 
precursor. Nucleation was facilitated thorough a 2 nm thick 
oxidized aluminum (Al) seed layer. Finally, top-gate fingers 
were fabricated using optical lithography, e-beam evaporation of 
100 nm thick Al and a lift-off process in acetone. Figure 1 (a) 
shows a simple schematic of such an all-CVD BN encapsulated 
graphene FET device. A color enhanced scanning electron 
micrograph (SEM) of a typical finished device in RF compatible 
coplanar waveguide (CPW) layout with ground-signal-ground 
(GSG) pads is shown in Figure 1 (b). An atomic force 
micrograph (AFM) shows a stack thickness of approximately 16 
nm (Figure 2 (a)). This allows estimating the CVD BN 
thickness to be ~7-8 nm on each side of the monolayer graphene 
(~0.35 nm thick). A roughness map of the stack shows that the 
root mean square surface roughness was 3.1 nm (Figure 2 (b)). 
On device Raman spectroscopy was used to characterize the 
quality of the stack to make sure that no damage occurred to the 
encapsulated graphene during the processing. Figure 2 (c) 
shows a single Raman spectrum acquired in the channel region 
with clear and sharp G and 2D peaks. The monolayer nature of 
graphene is confirmed by a 2D/G intensity ratio > 1 [43] [6]. No 
significant D peak, related to presence of defects in graphene 
[44], was observed indicating low damage to graphene from 
transfer and encapsulation during the stack fabrication process. 
No typical hBN peak at ~1370 cm-1 [45] could be observed in 
these spectra, suggesting an amorphous nature of the CVD 
grown BN. The uniformity of the channel regions was further 
confirmed by Raman area scans which yielded uniform G and 




Figure 2 (a) AFM scan of the CVD BN/G/BN stack showing a stack height of 
approximately ~16 nm. This indicates the presence of 7-8 nm thick BN on 
both sides of the monolayer graphene (thickness~0.35 nm). (b) The roughness 
map of the stack revealed a root mean square roughness value of 3.1 nm, 
measured along the white dotted line. (c) Typical Raman spectra (laser 
wavelength ~532 nm) of the stack. Characteristic G and 2D peaks of the 
encapsulated graphene monolayer are clearly seen while the D peak, which 
denotes defects, was found to be negligibly small. (d) Uniform G and 2D 
maps obtained on the sample are also shown. Both these observations suggest 
no damage to the graphene sheet during encapsulation between the CVD BN 
layers. No typical hBN peak around ~1370 cm-1 was observed in Raman 
spectra, indicating a rather amorphous film.  
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Figure 3 (a) Spatially resolved mobility map of the all CVD BN/G/BN 
stack obtained from non-contact THz near-field spectroscopy indicating 
1000 cm2/V·s ≤ µ𝑻𝑯𝒛 ≤ 5000 cm2/V·s. A median value of µ𝑻𝑯𝒛 ~ 1500 
cm2/V·s and an average of µ𝑻𝑯𝒛 ~2500 cm2/V·s was observed over the whole 
stack. (b) Sheet conductivity map of the stack shows average 𝝈𝑺𝑯 ≥ 1 mS/sq. 
for the encapsulated Graphene sheet.  
III. RESULTS & DISCUSSIONS 
Prior to device fabrication, the whole CVD BN/G/BN stack 
was characterized using a THz-TDS setup equipped with 
micro-probe detectors for high-resolution THz near-field 
imaging [46]. A THz plane wave is generated below the 
sample, transmitted through it and detected by a near-field 
detector that can be scanned at a small distance above the 
sample surface. Figure 3 (a) shows the THz mobility (µ!"#) 
map of the stack, with values ranging from 1000 cm2/V·s to 
5000 cm2/V·s. It should be noted that the parameter µTHz 
describes electron mobility values assessed using THz-TDS. A 
variation in THz (electron) mobility values between 1000 to 
5000 cm2/V.s suggested that device variability may be 
significant. The median of the µ!"# values was 
~1500 cm2/V·s, while the average µ!"# was ~2500 cm2/V·s. 
The THz mobility map has a lateral scanning step-size of 
500 µm. At each pixel, we recorded a full THz transient and 
obtained the spectrally resolved THz transmission amplitude 
of the BN/G/BN stack via Fast Fourier Transformation (FFT). 
From this data, the frequency dependent graphene 
conductivity has been calculated and the mobility has been 
extracted by a Drude model fit to the real part of the 
conductivity [47]. The details of THz-TDS based mobility 
extraction method for various environments have already been 
reported extensively in literature [47]–[49]. The large 
variation in µ!"# observed here may be attributed to variations 
in the fit of the measured (real) conductivity data with the 
Drude model. Figure 3 (b) shows the (quasi-DC) sheet 
conductivity (𝜎!") map of the BN/G/BN stack extracted from 
a measurement of the THz transmission amplitude with a 
spatial resolution of 100 µm. The sheet conductivity and the 
sheet resistance  (𝑅!" = 1/𝜎!") of the material are calculated 
from the ratio of the THz amplitude transmitted through the 
sample stack area to the substrate-only transmission amplitude 
using the Tinkham formula [50]. We measured quite high 
average values of 𝜎!"  ≥ 1 mS/sq. for the BN/G/BN stack. A 
corresponding 𝑅!" value of ~750 Ω/sq. was extracted over the 
scan area of the sample, as shown in Figure 4 (a). In contrast 
to mobility extraction, which require full THz spectra, the 
sheet resistance/conductivity calculation requires only the THz 
amplitude. Therefore, the latter can be aquired significantly 
faster (or with a higher resolution in a fraction of the 
measurement time).  
 
 
Figure 4 (a) Extracted sheet resistance (𝑹𝑺𝑯) map of the CVD BN/G/BN 
stack. Average 𝑹𝑺𝑯 values of ~750 Ω/sq. were observed in the sample. (b) 
Transfer characteristics of a BN/G/BN FET with a gate length of 𝑳𝑮 = 10 µm 
and a channel width of W = 30 µm. The devices in general were observed to 
be n-doped. The arrow provides a guide to the eye in the direction of 
successively increasing 𝑽𝑫𝑺 values. (c) Output characteristics with clear 
saturation of the device shown in (b). The direction of successively increasing 
applied 𝑽𝑻𝑮 from -3V to +3V in a step of +1V is indicated by the arrow. (d) 
Output conductance (𝒈𝒅𝒔) map of the same device reveals improved minimum 𝒈𝒅𝒔~0.01450 mS/µm, which is lower compared to non-BN encapsulated 
monolayer GFETs. We note that this value is comparable to minimum 𝒈𝒅𝒔 
values observed in artificially stacked bilayer GFETs (ASBLG FETs) [37].  
 
All reported DC characterization was carried out under 
ambient conditions in a Cascade Summit 12000 probe station 
connected to an HP 4155B semiconductor parameter analyzer. 
As shown in Figure 4 (b), transfer characteristics (source-
drain current, 𝐼!" versus top-gate voltage, 𝑉!") as a function of 
successively increasing source-drain bias (𝑉!") measured on a 
GFET revealed a rather highly n-doped device: the Dirac point 
was observed to be located at around 𝑉!"  = -5 V. The device 
gate length and channel width were 𝐿!  = 10 µm and 
W = 30 µm, respectively. Such n-type doping was observed 
for all devices. Strongly saturating output characteristics (𝐼!" 
versus 𝑉!") as a function of successively increasing applied 𝑉!"  of the same device are shown in Figure 4 (c). Again, 
similar behavior was obtained for several devices, suggesting 
good gate control over the channel. It should be noted that the 
back gate voltage was 𝑉!"  = 0V in all these data. This has 
been deliberately chosen to assess the RF performance 
potential of these devices, as will be discussed in the later part 
of this section. Low field carrier mobility values were 
extracted from transfer characteristics measured on several 
devices by fitting to a variable resistor GFET model reported 
in [51]. The best fit to the transfer curve data obtained for a 
device with (𝐿!  = 10 µm, W = 20 µm) at 𝑉!" = 10 mV and 𝑉!"  = 0 V resulted in maximum electron mobility of µ! ~ 3500 cm2/V·s, maximum hole mobility µ! ~ 
2500 cm2/V·s and contact resistance values of ~2 kΩ·µm, 
respectively. The mobility values are in line with the µ!"# 
values derived from the BN/G/BN stack prior to device 
fabrication. The slightly lower values obtained from contact 
mode (field effect) mobility compared to non-contact mode 
mobility (µ!"#) can be explained by considering the effects of 
finite contact resistance and additional fabrication process 
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steps carried out after the THz measurements. This possibility 
of device variability pointed out during THz-TDS also 
reflected in fabricated devices, where extracted (low field, 
electron) mobility values were observed to vary between ~600 
to 2500 cm2/V.s. Figure 4 (d) shows a detailed DC data map 
(𝑔!" versus 𝑉!" and 𝑉!") of a GFET with 𝐿!  = 10 µm and 
W = 30 µm, which allows choosing an optimized operating 
point for RF measurements. The minimum output conductance 
(𝑔!") is ~0.01450 mS/µm. We note that this is an 
improvement over the minimum 𝑔!" values reported for 
monolayer GFETs fabricated on conventional SiO2/Si 
substrates in previous work, where 0.02 mS/µm ≤ 𝑔!" ≤ 0.05 
mS/µm [38]. The study in [38] was carried out using 
exfoliated monolayer graphene, which is monocrystalline, 
unlike CVD graphene used in this work. We also note that this 
value is comparable to the minimum 𝑔!" values observed in 
artificially stacked bilayer graphene (ASBLG) FETs, which 
have recently been proposed as an improvement over the 
conventional monolayer GFET for obtaining enhanced 
intrinsic voltage gain [37]. The highest DC transconductance 
measured in BN/G/BN devices was 538 µS/µm. The highest 
measured intrinsic voltage gain (𝑔𝑚,𝑚𝑎𝑥/𝑔𝑑,𝑚𝑖𝑛) in these 
devices was 7.76. It is important to note that the improved 
current saturation tendency and good voltage gain 
performance in the all CVD GFETs is observed despite of the 
presence of a large series resistance due to 3 µm access 
regions on both sides of the gate. 
 
Figure 5 (a) Schematic of a low frequency voltage signal amplifier circuit 
with resistive load scheme used to assess the voltage gain performance of the 
GEFTs. A load resistance (𝑹𝑫 ) of 10 kΩ was mounted on the drain end.  (b) 
Screen shot of Oscilloscope showing the highest measured voltage gain of ~6 
dB at 1 kHz for a device with 𝑳𝑮 = 10 µm and W = 10 µm.. The applied signal 
is shown in blue while the amplified output signal is shown in yellow on the 
screen. The AC input voltage was 20 m𝑽𝑷𝑷 and the measured output voltage 
was 40 m𝑽𝑷𝑷. (c) Highest 𝒇𝑻 ~ 0.26 GHz and 𝒇𝑴𝒂𝒙 ~ 0.54 GHz values 
measured for the device shown in Figure 4 with 𝑳𝑮 = 10 µm and W = 30 µm. 
(d) Highest 𝒇𝑴𝒂𝒙/𝒇𝑻 ratio of ~2.21 measured on another device with 𝑳𝑮  = 12 
µm and W = 30 µm, indicating the effect of lower minimum output 
conductance values on RF device performance in these devices. 
 
Furthermore, the BN/G/BN FETs were also tested for low 
frequency amplifier circuit applications. Figure 5 (a) shows a 
simple schematic of a low frequency amplifier circuit in 
resistive load scheme, which was used to assess the extrinsic 
voltage gain performance of these devices. Several devices 
were measured with 1 kHz input frequency signal applied to 
the gate with a resistive load of 10 kΩ mounted at the drain 
end. Figure 5 (b) shows a photograph of the high impedance 
oscilloscope used to monitor the output voltage. The highest 
measured voltage gain of ~6 dB was observed for a device 
with 𝐿!  = 10 µm and W = 10 µm, when the applied AC input 
voltage was 20 m𝑉!! while the measured output voltage was 
40 m𝑉!!. This result demonstrates the potential capability of 
these all-CVD BN/G/BN FETs to be employed in circuit 
applications. 
 
These devices were further tested for RF performance 
potential. Devices were characterized in a band width of 10 
MHz to 25 GHz using calibrated Rhode & Schwarz ZVA 50 
Vector Network Analyzer (VNA) connected to a compatible 
probe station. Calibration was performed using a standard 
substrate provided by the manufacturer using the Short-Open-
Load-Through (SOLT) method and 2-port S-parameter 
measurements were performed using on-wafer GSG probes. 
The highest (extrinsic) maximum oscillation frequency 𝑓!"# 
of ~0.54 GHz and the highest (extrinsic) cut-off frequency 𝑓! 
of ~0.26 GHz for a device with 𝐿!  = 10 µm and W = 30 µm 
was observed at VTG = 1 V and VDS = 4V. (Figure 5 (c)). The 
highest 𝑓!"#/𝑓! ratio was ~2.21 for a device with 𝐿!  = 12 µm 
and W = 30 µm at VTG = 0 V and VDS = 4 V (Figure 5 (d)). 
The average value of 𝑓!"#/𝑓! ratio in these devices was 
approximately 2. The state of the art 𝑓!"#/𝑓! ratio of 3.2 has 
been demonstrated for similar micrometer sized devices with 
access region length of ~100 nm [52], thus minimizing the 
effect of parasitic access resistance. We have compared our 
edge contacted RF GFET devices with top-contacted RF 
GFET devices reported in literature for benchmarking, as it 
was the only available data for devices having comparable 
device dimensions. Nonetheless, the improved 𝑓!"#/𝑓! ratio 
reflected in the high frequency behavior and good low 
frequency amplifier gain of these all CVD BN/G/BN devices 
are attributed to the low DC output conductance values 
observed in these devices (Figure 4 (d)). The highest 𝑓! ·  𝐿!  
product, which reflects the speed of the GFET, was 
2.64 GHz·µm. The highest 𝑓𝑀𝑎𝑥 · 𝐿𝑔 product observed in these 
devices was 5.88 GHz·µm. The RF figures of merit of these 
proof of concept, all CVD BN/G/BN FETs are promising 
given the long transistor channel lengths are used. Therefore, 
these devices offer good scope for future research. We also 
note that although the devices shown here are equipped with 
CMOS compatible metal (Ni) edge contacts to graphene, 
nevertheless, all the device fabrication steps needed for 
graphene FETs may or may not always be completely CMOS 
compatible. Some process steps used here such as chemical 




In this paper, we report large area all CVD BN/G/BN FETs 
with CMOS compatible metal (Ni) edge contacts. Devices 
have been characterized in ambient at room temperature. The 
device potential of such encapsulated graphene sheets has 
been assessed by contact (DC, RF and low frequency circuit) 
as well as non-contact (THz spectroscopy) methodologies. 
THz-TDS mapping has been used for the first time on an all 
CVD BN/G/BN stack. Both methodologies suggest mobility 
values between 1000 and 5000 cm2/V·s in the BN 
encapsulated graphene. Good contact and sheet resistance 
values of around 2 kΩ·µm and ~750 Ω/sq. have been extracted 
from these measurements. The all CVD BN/G/BN FETs yield 
good intrinsic voltage gain, good low frequency amplifier 
voltage gain as well as decent RF performance figures of 
merit. The complete set of DC, low frequency circuit 
performance as well as RF data in these devices is quite 
promising for future optimization. The devices demonstrate 
the potential for scalable, CMOS compatible all CVD 
BN/G/BN FETs for future device and circuit applications. 
REFERENCES 
 
[1] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. 
Dubonos, I. V. Grigorieva and A. A. Firsov, “Electric Field Effect in 
Atomically Thin Carbon Films,” Science, vol. 306, no. 5696, pp. 666–
669, Oct. 2004. 
[2] M. C. Lemme, T. J. Echtermeyer, M. Baus, and H. Kurz, “A Graphene 
Field-Effect Device,” IEEE Electron Device Letters, vol. 28, no. 4, pp. 
282–284, Apr. 2007. 
[3] K. I. Bolotin, K. J. Sikes, Z. Jiang, M. Klima, G. Fudenberg, J. Hone, P. 
Kim and H. L. Stormer, “Ultrahigh electron mobility in suspended 
graphene,” Solid State Communications, vol. 146, no. 9–10, pp. 351–
355, Jun. 2008. 
[4] K. S. Kim, Y. Zhao, H. Jang, S. Y. Lee, J. M. Kim, K. S. Kim, J. H. 
Ahn, P. Kim, J.Y. Choi, and B. H. Hong, “Large-scale pattern growth of 
graphene films for stretchable transparent electrodes,” Nature, vol. 457, 
no. 7230, pp. 706–710, Feb. 2009. 
[5] A. Reina, S. Thiele, X. Jia, S. Bhaviripudi, M. S. Dresselhaus, J. A. 
Schaefer and J. Kong, “Growth of large-area single- and Bi-layer 
graphene by controlled carbon precipitation on polycrystalline Ni 
surfaces,” Nano Research, vol. 2, no. 6, pp. 509–516, Jun. 2009. 
[6] S. Kataria, S. Wagner, J. Ruhkopf, A. Gahoi, H. Pandey, R. Bornemann, 
S. Vaziri, A. D. Smith, M. Ostling and M. C. Lemme,  “Chemical vapor 
deposited graphene: From synthesis to applications: Chemical vapor 
deposited graphene,” physica status solidi (a), vol. 211, no. 11, pp. 
2439–2449, Nov. 2014. 
[7] I. Meric, N. Baklitskaya, P. Kim, and K. L. Shepard, “RF performance 
of top-gated, zero-bandgap graphene field-effect transistors,” presented 
at the Electron Devices Meeting, 2008. IEDM 2008. IEEE International, 
2008, pp. 1–4. 
[8] I. Meric, C. Dean, A. Young, J. Hone, P. Kim, and K. L. Shepard, 
“Graphene field-effect transistors based on boron nitride gate 
dielectrics,” 2010, pp. 23.2.1-23.2.4. 
[9] I. Meric, C. R. Dean, A. F. Young, N. Baklitskaya, N. J. Tremblay, C. 
Nuckolls, P. Kim and K. L. Shepard, “Channel Length Scaling in 
Graphene Field-Effect Transistors Studied with Pulsed Current−Voltage 
Measurements,” Nano Letters, vol. 11, no. 3, pp. 1093–1097, Mar. 
2011. 
[10] S.-L. Li, H. Miyazaki, A. Kumatani, A. Kanda, and K. Tsukagoshi, 
“Low Operating Bias and Matched Input−Output Characteristics in 
Graphene Logic Inverters,” Nano Letters, vol. 10, no. 7, pp. 2357–2362, 
Jul. 2010. 
[11] H.-Y. Chen and J. Appenzeller, “Complementary-type graphene 
inverters operating at room-temperature,” 2011, pp. 33–34. 
[12] L. G. Rizzi, M. Bianchi, A. Behnam, E. Carrion, E. Guerriero, L. Polloni, 
E. Pop and R. Sordan,, “Cascading Wafer-Scale Integrated Graphene 
Complementary Inverters under Ambient Conditions,” Nano Letters, 
vol. 12, no. 8, pp. 3948–3953, Aug. 2012. 
[13] D. Schall, M. Otto, D. Neumaier, and H. Kurz, “Integrated Ring 
Oscillators based on high-performance Graphene Inverters,” Scientific 
Reports, vol. 3, Sep. 2013. 
[14] H. Pandey, S. Kataria, A. Gahoi, and M. C. Lemme, “High Voltage 
Gain Inverters From Artificially Stacked Bilayer CVD Graphene FETs,” 
IEEE Electron Device Letters, vol. 38, no. 12, pp. 1747–1750, Dec. 
2017. 
[15] H. Wang, A. Hsu, J. Wu, J. Kong, and T. Palacios, “Graphene-Based 
Ambipolar RF Mixers,” IEEE Electron Device Letters, vol. 31, no. 9, 
pp. 906–908, Sep. 2010. 
[16] A. Hsu, H. Wang, K. K. Kim, J. Kong, and T. Palacios, “High 
Frequency Performance of Graphene Transistors Grown by Chemical 
Vapor Deposition for Mixed Signal Applications,” Japanese Journal of 
Applied Physics, vol. 50, no. 7, p. 070114, Jul. 2011. 
[17] S.-J. Han, A. Valdes Garcia, S. Oida, K. A. Jenkins, and W. Haensch, 
“High-performance multi-stage graphene RF receiver integrated 
circuit,” presented at the Electron Devices Meeting (IEDM), 2013 IEEE 
International, 2013, pp. 19.9.1-19.9.3. 
[18] S. Rahimi, L. Tao, S. F. Chowdhury, S. Park, A. Jouvray, S. Buttress, N. 
Rupesinghe, K. Teo and D. Akinwande, “Toward 300 mm Wafer-
Scalable High-Performance Polycrystalline Chemical Vapor Deposited 
Graphene Transistors,” ACS Nano, vol. 8, no. 10, pp. 10471–10479, 
Oct. 2014. 
[19] S.-J. Han, A. V. Garcia, S. Oida, K. A. Jenkins, and W. Haensch, 
“Graphene radio frequency receiver integrated circuit,” Nature 
Communications, vol. 5, Jan. 2014. 
[20] H. Wang, D. Nezich, Jing Kong, and T. Palacios, “Graphene Frequency 
Multipliers,” IEEE Electron Device Letters, vol. 30, no. 5, pp. 547–549, 
May 2009. 
[21] E. Guerriero, L. Polloni, L. G. Rizzi, M. Bianchi, G. Mondello, and R. 
Sordan, “Graphene Audio Voltage Amplifier,” Small, vol. 8, no. 3, pp. 
357–361, Feb. 2012. 
[22] A. D. Smith, F. Niklaus, A. Paussa, S. Vaziri, A. C. Fischer, M. Sterner, 
F. Forsberg, A. Delin, D. Esseni, P. Palestri, M. Ostling and M. C. 
Lemme, “Electromechanical Piezoresistive Sensing in Suspended 
Graphene Membranes,” Nano Letters, vol. 13, no. 7, pp. 3237–3242, 
Jul. 2013. 
[23] A. D. Smith, S. Vaziri, F. Niklaus, A. C. Fischer, M. Sterner, A. Delin, 
M. Ostling and M. C. Lemme, “Pressure sensors based on suspended 
graphene membranes,” Solid-State Electronics, vol. 88, pp. 89–94, Oct. 
2013. 
[24] F. Schedin, A. K. Geim, S. V. Morozov, E. W. Hill, P. Blake, M. I. 
Katsnelson and K. S. Novoselov, “Detection of individual gas 
molecules adsorbed on graphene,” Nat Mater, vol. 6, pp. 652–655, 
2007. 
[25] A. D. Smith, K. Elgammal, F. Niklaus, A. Delin, A. C. Fischer, S. 
Vaziri, F. Forsberg, M. Rasander, H. Hugosson, L. Bergqvist, S. 
Schröder, S. Kataria, M. Ostling and M. C. Lemme, “Resistive graphene 
humidity sensors with rapid and direct electrical readout,” Nanoscale, 
vol. 7, no. 45, pp. 19099–19109, 2015. 
[26] A. Y. Serov, Z.-Y. Ong, M. V. Fischetti, and E. Pop, “Theoretical 
analysis of high-field transport in graphene on a substrate,” Journal of 
Applied Physics, vol. 116, no. 3, p. 034507, Jul. 2014. 
[27] M. Lafkioti, B. Krauss, T. Lohmann, U. Zschieschang, H. Klauk, K. v. 
Klitzing and J. H. Smet, “Graphene on a Hydrophobic Substrate: 
Doping Reduction and Hysteresis Suppression under Ambient 
Conditions,” Nano Letters, vol. 10, no. 4, pp. 1149–1153, Apr. 2010. 
[28] C. R. Dean, A. F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. 
Watanabe, T. Taniguchi, P. Kim, K. L. Shepard and J. Hone, “Boron 
nitride substrates for high-quality graphene electronics,” Nature 
Nanotechnology, vol. 5, no. 10, pp. 722–726, Oct. 2010. 
[29] C. Hwang, D. A. Siegel, S.-K. Mo, W. Regan, A. Ismach, Y. Zhang, A. 
Zettl and A. Lanzara,  “Fermi velocity engineering in graphene by 
substrate modification,” Scientific Reports, vol. 2, Aug. 2012. 
[30] J. Mohrmann, K. Watanabe, T. Taniguchi, and R. Danneau, “Persistent 
hysteresis in graphene-mica van der Waals heterostructures,” 
Nanotechnology, vol. 26, no. 1, p. 015202, Jan. 2015. 
[31] I. Meric, C. Dean, A. Young, J. Hone, P. Kim, and K. L. Shepard, 
“Graphene field-effect transistors based on boron nitride gate 
dielectrics,” 2010, pp. 23.2.1-23.2.4. 
[32] J. Xue, J. Sanchez-Yamagishi, D. Bulmash, P. Jacquod, A. Deshpande, 
K. Watanabe, T. Tanguchi, P. Jarillo-Herrero and B. J. Leroy, 
“Scanning tunnelling microscopy and spectroscopy of ultra-flat 
 6 
graphene on hexagonal boron nitride,” Nature Materials, vol. 10, no. 4, 
pp. 282–285, Apr. 2011. 
[33] H. Wang, T. Taychatanapat, A. Hsu, K. Watanabe, T. Taniguchi, P. 
Jarillo-Herrero and T. Palacios, “BN/Graphene/BN Transistors for RF 
Applications,” IEEE Electron Device Letters, vol. 32, no. 9, pp. 1209–
1211, Sep. 2011. 
[34] M. Yankowitz, J. Xue, and B. J. LeRoy, “Graphene on hexagonal boron 
nitride,” Journal of Physics: Condensed Matter, vol. 26, no. 30, p. 
303201, Jul. 2014. 
[35] N. Petrone, T. Chari, I. Meric, L. Wang, K. L. Shepard, and J. Hone, 
“Flexible Graphene Field-Effect Transistors Encapsulated in Hexagonal 
Boron Nitride,” ACS Nano, vol. 9, no. 9, pp. 8953–8959, Sep. 2015. 
[36] F. Schwierz, “Graphene Transistors: Status, Prospects, and Problems,” 
Proceedings of the IEEE, vol. 101, no. 7, pp. 1567–1584, Jul. 2013. 
[37] H. Pandey, J.-D. Aguirre-Morales, S. Kataria, S. Fregonese, V. Passi, 
M. Iannazzo, T. Zimmer, E. Alarcon and M. C. Lemme, “Enhanced 
Intrinsic Voltage Gain in Artificially Stacked Bilayer CVD Graphene 
Field Effect Transistors,” Annalen der Physik, vol. 529, no. 11, p. 
1700106, Nov. 2017. 
[38] B. N. Szafranek, G. Fiori, D. Schall, D. Neumaier, and H. Kurz, 
“Current Saturation and Voltage Gain in Bilayer Graphene Field Effect 
Transistors,” Nano Letters, vol. 12, no. 3, pp. 1324–1328, Mar. 2012. 
[39] S. M. Kim, A. Hsu, M. H. Park, S. H. Chae, S. J. Yun, J. S. Lee, D.-H. 
Cho, W. Fang, C. Lee, T. Palacios, M. Dresselhaus, K. K. Kim, Y. H. 
Lee and J. Kong, “Synthesis of large-area multilayer hexagonal boron 
nitride for high material performance,” Nature Communications, vol. 6, 
p. 8662, Oct. 2015. 
[40] K. Nagashio, T. Nishimura, K. Kita, and A. Toriumi, “Contact 
resistivity and current flow path at metal/graphene contact,” Applied 
Physics Letters, vol. 97, no. 14, p. 143514, Oct. 2010. 
[41] M. Shaygan, M. Otto, A. A. Sagade, C. A. Chavarin, G. Bacher, W. 
Mertin and D. Neumaier, “Low Resistive Edge Contacts to CVD-Grown 
Graphene Using a CMOS Compatible Metal,” Annalen der Physik, vol. 
529, no. 11, p. 1600410, Nov. 2017. 
[42] L. Wang, I. Meric, P. Y. Huang, Q. Gao, Y. Gao, H. Tran, T. Taniguchi, 
K. Watanabe, L. M. Campos, D. A. Muller, J. Guo, P. Kim, J. Hone, K. 
L. Shepard and C. R. Dean, “One-Dimensional Electrical Contact to a 
Two-Dimensional Material,” Science, vol. 342, no. 6158, pp. 614–617, 
Nov. 2013. 
[43] A. Das, B. Chakraborty, and A. K. Sood, “Raman spectroscopy of 
graphene on different substrates and influence of defects,” Bulletin of 
Materials Science, vol. 31, no. 3, pp. 579–584, Jun. 2008. 
[44] A. C. Ferrari, J. C. Meyer, V. Scardaci, C. Casiraghi, M. Lazzeri, F. 
Mauri, S. Piscanec, D. Jiang, K. S. Novoselov, S. Roth and A. K. Geim, 
“Raman Spectrum of Graphene and Graphene Layers,” Physical Review 
Letters, vol. 97, no. 18, Oct. 2006. 
[45] R. V. Gorbachev, I. Riaz, R. R. Nair, R. Jalil, L. Britnell, B. D. Belle, E. 
W. Hill, K. S. Novoselov, K. Watanabe, T. Taniguchi, A. K. Geim and 
P. Blake, “Hunting for Monolayer Boron Nitride: Optical and Raman 
Signatures,” Small, vol. 7, no. 4, pp. 465–468, Feb. 2011. 
[46] M. Nagel, C. Matheisen, S. Sawallich, and H. Kurz, “Photoconductive 
microprobe enabled on-chip and wafer-scale Terahertz sensing 
applications,” 2015, p. SeM2D.5. 
[47] J. D. Buron, D. M. A. Mackenzie, D. H. Petersen, A. Pesquera, A. 
Centeno, P. Boggild, A. Zurutuza and P. U. Jespen, “Terahertz wafer-
scale mobility mapping of graphene on insulating substrates without a 
gate,” Optics Express, vol. 23, no. 24, p. 30721, Nov. 2015. 
[48] N. Vukmirović, C. S. Ponseca, H. Němec, A. Yartsev, and V. 
Sundström, “Insights into the Charge Carrier Terahertz Mobility in 
Polyfluorenes from Large-Scale Atomistic Simulations and Time-
Resolved Terahertz Spectroscopy,” The Journal of Physical Chemistry 
C, vol. 116, no. 37, pp. 19665–19672, Sep. 2012. 
[49] J. Lauth, A. Kulkarni, F. C. M. Spoor, N. Renaud, F. C. Grozema, A. J. 
Houtepen, J. M. Schins, S. Kinge and L. D. A. Siebbeles, 
“Photogeneration and Mobility of Charge Carriers in Atomically Thin 
Colloidal InSe Nanosheets Probed by Ultrafast Terahertz 
Spectroscopy,” The Journal of Physical Chemistry Letters, vol. 7, no. 
20, pp. 4191–4196, Oct. 2016. 
[50] M. Tinkham, “Energy Gap Interpretation of Experiments on Infrared 
Transmission through Superconducting Films,” Physical Review, vol. 
104, no. 3, pp. 845–846, Nov. 1956. 
[51] S. Kim, J. Nah, I. Jo, D. Shahrjerdi, L. Colombo, Z. Yao, E. Tutuc and 
S. K. Banerjee, “Realization of a high mobility dual-gated graphene 
field-effect transistor with Al2O3 dielectric,” Applied Physics Letters, 
vol. 94, no. 6, p. 062107, 2009. 
[52] E. Guerriero, P. Pedrinazzi, A. Mansouri, O. Habibpour, M. Winters, N. 
Rorsman, A. Behnam, E. A. Carrion, A. Pesquera, A. Centeno, A. 
Zurutuza, E. Pop, H. Zirath and R. Sordan, “High-Gain Graphene 
Transistors with a Thin AlOx Top-Gate Oxide,” Scientific Reports, vol. 
7, no. 1, Dec. 2017. 
 
 
 
 
